TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US)

21777917910 09 JAN 2002. 21777910 09 JAN 2002.

CONCERNING A FILING UNDER 35 U.S.C. 371

INTERNATIONAL APPLICATION NO.
PCT/JP00/03076

INTERNATIONAL FILING DATE
15 May 2000

PRIORITY DATE CLAIMED
None

TITLE OF INVENTION

DISPL.	AVI	PANET	DRIVING	G METHOD

APPLICANT(S) FOR DO/EO/US

ITO Atsushi et al.

Applicant herewith submits to the	United States Designated/Elected	Office (DO/EO/US)) the following items a	nd other information:

- . Mathical This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
- 2. This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
- 3. A This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include itens (5), (6), (9) and (24) indicated below.
- 4.

 The US has been elected by the expiration of 19 months from the priority date (Article 31).
- 5. A copy of the International Application as filed (35 U.S.C. 371 (c) (2))
 - is attached hereto (required only if not communicated by the International Bureau).
 - b. \Begin{align*} \Begin{align*} \text{has been communicated by the International Bureau.} \end{align*}
 - c. \square is not required, as the application was filed in the United States Receiving Office (RO/US).
- An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
 - a. 🛛 is attached hereto.
 - b. \square has been previously submitted under 35 U.S.C. 154(d)(4).
- 7. Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371 (c)(3))
 - a. \square are attached hereto (required only if not communicated by the International Bureau).
 - b. \square have been communicated by the International Bureau.
 - c. \square have not been made; however, the time limit for making such amendments has NOT expired.
 - d. A have not been made and will not be made.
- 9. An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).
- 10. An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).
- 11.

 A copy of the International Preliminary Examination Report (PCT/IPEA/409).
- 12. A copy of the International Search Report (PCT/ISA/210).

Items 13 to 20 below concern document(s) or information included:

- 13. An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
- 14.

 An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
- 15.

 A FIRST preliminary amendment.
- 16.

 A SECOND or SUBSEQUENT preliminary amendment.
- 18.

 A change of power of attorney and/or address letter.
- 19. A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 1.825.
- 20. A second copy of the published international application under 35 U.S.C. 154(d)(4).
- 21. A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).

Drawings (15 sheets)/Form PTO-1449 Cited References (7)/List of Related Cases

Page 1 of 2

PCTUS1/REV03

JC13 Rec'd PCT/PTO 0 9 JAN 2002 INTERNATIONAL APPLICATION NO. ATTORNEY'S DOCKET NUMBER PCT/JP00/03076 217374US2PCT The following fees are submitted:. 24. CALCULATIONS PTO USE ONLY BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) : Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO \$1040.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the ÉPO or JPO \$890.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$740.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$710.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00 **ENTER APPROPRIATE BASIC FEE AMOUNT =** \$890.00 Surcharge of \$130.00 for furnishing the oath or declaration later than □ 30 months from the earliest claimed priority date (37 CFR 1.492 (e)). \$0.00 NUMBER FILED NUMBER EXTRA RATE **CLAIMS** \$0.00 \$18.00 9 Total claims -20 =\$84.00 4 1 x \$84.00 Independent claims - 3= \$0.00 \Box Multiple Dependent Claims (check if applicable). \$974.00 TOTAL OF ABOVE CALCULATIONS Applicant claims small entity status. See 37 CFR 1.27). The fees indicated above are reduced by 1/2. \$0.00 SUBTOTAL \$974.00 Processing fee of \$130.00 for furnishing the English translation later than □ 20 honths from the earliest claimed priority date (37 CFR 1.492 (f)). \$0.00 TOTAL NATIONAL FEE \$974.00 hee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31) (check if applicable). \$0.00 TOTAL FEES ENCLOSED \$974.00 Amount to be: refunded \$ \$ charged X A check in the amount of \$974.00 to cover the above fees is enclosed. a. b. Please charge my Deposit Account No. in the amount of to cover the above fees. A duplicate copy of this sheet is enclosed. X The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment c. 15-0030 A duplicate copy of this sheet is enclosed. to Deposit Account No. Fees are to be charged to a credit card. WARNING: Information on this form may become public. Credit card d. information should not be included on this form. Provide credit card information and authorization on PTO-2038. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: Surinder Sachar Registration No. 34,423



22850

furudes factor				
SIGNAT	URE			
Marvin	J. Spival	k		
NAME				
24,913				
REGIST	RATION N	UME	ER	
	Jan.	9	2002	
DATE				

15

20

25

15/pts

SPECIFICATION

DISPLAY PANEL DRIVING METHOD

5 TECHNICAL FIELD

The present invention relates to a method for driving a discharge panel that provides a display by gaseous discharge.

More particularly, the invention pertains to a method for driving a display panel of the type wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form, a display pulse for display operation is applied to the common electrode and a control voltage for controlling a discharge at each display cell is applied to the discrete electrode to control gaseous discharge at each display cell to thereby provide an image display.

BACKGROUND ART

There has been known so far a panel that produces a display by controlling a gaseous discharge for each display cell, such as a plasma display panel. For normal discharge in such a display panel it is necessary that charges stored be always held in a state suitable for discharge. To this end, it is customary in the art to regularly initialize all the display cells as by removing stored charges that trigger an unintended discharge.

Such initialization schemes are described, for example, in JP-A-10-143106, JP-A-8-278766, JP-A-7-140927, JP-A-9-325736 and JP-A-8-212930.

While various initialization schemes have thus been proposed, it is required to perform initialization that matches each particular discharge structure, discharge condition and panel driving method.

The inventor of the present invention has filed a patent application on an initialization sequence including a negative reset pulse (Japanese Pat. Appln. Hei 10-276735 filed September 30, 1998; US Application SN 09/261,260 filed March 3, 1999). This case is an improvement on his previous invention.

A description will be given first of the invention described in the above patent application.

Fig. 16 is a diagram schematically depicting a gaseous discharge display panel and its drive circuit in their entirety.

The panel has 640 by 480 pixels arranged in a matrix form. Unit panels 11, 12, ...140, 21, 22, ...240, ..., 301, 302, ...3040, each consisting of 16 by 16 pixels, are arranged with 40 rows and 30 columns to form the panel in its entirety.

Each electrode is connected to a common electrode and a discrete electrode. By controlling the voltage of the discrete electrode while applying display pulses to the common electrode, discharge at each pixel is controlled to thereby perform ON/OFF control of display.

And 640 by 480 pieces of data necessary for controlling the voltages of the discrete electrodes of the entire panel are input as data of one frame to a video interface circuit 100.

The data of one frame is provided from the video interface circuit 100 to the unit panels via 30 bus circuits 101, 102, ..., 130.

The first bus circuit 101 extracts 640 by 16 pieces of data from the 640 by 480 pieces of data, and sends them to the 40 unit panels 11, 12, ..., 140. Based on addresses assigned to the data, the unit panels 11, 12, ..., 40 each receive 16 by 16 pieces of data.

15

20

10

5

10

15

20

In the unit panels 11, 12, ..., 140 one piece of data is allocated to each pixel by a drive shift register to control the voltage of the discrete electrode. Each piece of data consists of 24 bits. They are eight bits for R (red), eight bits for G (green) and eight bits for B (blue). The 8-bit data is used to control the brightness of display in 256 steps.

The other bus circuits 102, ..., 130 also respectively extract 640 by 16 pieces of data and send them to the unit panels 21, 22, ..., 240, ..., 301, 302, ..., 3040. And the unit panels 21, 22, 240, 301, 302, ..., 3040 each receive 16 by 16 pieces of data and control voltages of discrete electrodes of the 16 by 16 pixels.

The 640 by 480 pieces of data of one frame are input as data of one frame during pulse intervals of a vertical sync signal V. sync shown in Fig. 17(a). A horizontal sync signal H. sync shown in Fig. 17(b) is generated 480 times per frame. A single horizontal sync signal H. sync is followed by 640 pieces of data being input.

In this display panel each display cell is connected to the common electrode and the discrete electrode; the discrete electrode is driven for each display cell and the common electrode is driven in common to plural cells. And display pulses are applied to the common electrode and the application of a positive control voltage by the discrete electrode is controlled for each cell, by which a discharge is controlled for each display cell to provide a display. The display pulse of the common electrode and the control voltage of the discrete electrode are produced for each unit panel and provided to each display cell.

Fig. 18 depicts the common electrode-applied display pulse, the discrete electrode control voltage and discharge waveform for each frame. Fig. 18 shows the case of a stable discharge. Each frame starts with an

initialization sequence, followed by display sequences.

In the duration of one display pulse the discharge is generated twice. The first discharge is a storage discharge and the second an erasing discharge. Positive rise-up of the discrete electrode control voltage stops the discharge. The rise-up timing of the discrete electrode control voltage is controlled by the 8-bit data in 256 steps. Accordingly, the brightness of display is also controlled in 256 steps. When the positive rise-up timing of the discrete electrode control voltage is brought forward, the frequency of occurrence of the discharge decreases, reducing the brightness of display.

Fig. 19 is a diagram showing the relationship between the voltage of the common electrode and the discharge in the initialization sequence depicted in Fig. 18. The left-hand side is the common electrode and the right-hand side the discrete electrode.

The display pulse is formed by a two-step voltage, which increases and decreases in stages; the absolute value of the voltage of a reset pulse may preferably be set above the first-stage voltage value of the display pulse. With such a display pulse, it is possible to cause two discharges, i.e. a charge storage discharge and a stored charge removal discharge, by one shot of the display pulse. Then, when a stable discharge takes place, no reset pulse needs to be inserted.

Incidentally, it is referable to apply the reset pulse once for each or plural frames. This provides frames free from the necessity of inserting reset pulses, imparting flexibility to the processing involved.

Potentials and charges of the both electrodes at times (1) through (6) are described below. The left-hand side is the common electrode and the right-hand side the discrete electrode.

At time (1) the voltages of the both electrodes are 0 V, and no

15

20

25

10

5

10

15

20

25

At time (2) the voltage of the common electrode reaches discharge occurs. 360 V, causing a discharge. This is the storage discharge. charges resulting from the discharge are attracted to the common electrode, whereas positive charges are attracted to the discrete electrode. the effective voltage of the common electrode drops below 360 V due to the negative charges attracted thereto, stopping the discharge. At time (4), when the voltage of the common electrode is reduced down to 0 V, a discharge is caused by the potential difference between the both electrodes due to the charges attracted to them. This is removal discharge. At time (5) the discharge stops and the stored charges also disappear. At time (6) a reset pulse of -180 V is applied to the common electrode, but no change occurs since no stored charges exist in this case.

The common electrode in this display panel is driven using a complex display pulse whose voltage changes in two stages. And the charge storage discharge and the stored charge removal discharge are carried out by a single shot of this complex display pulse. Accordingly, it is possible, theoretically, that charges are automatically removed even if the display discharge is repeated. In practice, however, charges are stored and remain unremoved due to insufficient voltage application and the repetition of charge and discharge operations, resulting in the display becoming unstable.

As a solution to this problem, it is conventional to initialize the discharge cell condition through the inversion of charges at the display cell by applying a positive pulse to every discrete electrode once per frame or frames, or applying a negative pulse (a reset pulse) during intervals between successive applications of display pulses to the common electrode. The application of one complex display pulse and one reset pulse is referred to as an initialization sequence.

10

15

20

25

Figs. 20 and 21 are diagrams showing how charges stored by an unstable discharge are removed by the reset pulse.

Fig. 20 shows the display pulse to the common electrode and the discrete electrode control voltage and the discharge waveforms in one frame. What are depicted in fig. 20 are the same as those in Fig. 18 except that a discharge is caused by the reset pulse of the initialization sequence.

Fig. 21 shows the relationship between the voltage and discharge at the common electrode in the initialization sequence depicted in Fig. 20. operations at times (1) through (4) are the same as in Fig. 19. At time (5) negative charges are stored on the common electrode due to an unstable Even if the display pulse of 360 V is applied to the common electrode in the next cycle (2) while leaving the negative charges unremoved, the effective voltage of the common electrode does not reach 360 V, and a discharge is hard to occur. Then, at time (6) the reset pulse of -160 V is applied to the common electrode to discharge the stored charges. At time (7) after the discharge positive charges are attracted to the common electrode, and negative charges are attracted to the discrete electrode. Since the positive charges are stored on the common electrode, its discharge will not be hindered by the stored charges when the display pulse is applied to the common electrode in the next display cycle (2). In this instance, since the stored charges on the common electrode are positive, the application of the display pulse raises its effective voltage above the applied voltage, facilitating the This gives rise to another problem. The display pulse is applied discharge. at 160 to 180 V in the first stage and 320 to 360 V in the second stage; however, facilitating the discharge by the stored charges leads to the occurrence of a false discharge in the first stage.

In controlling the entire display panel, characteristic variations are

10

15

25

caused in the panel according to its manufacturing conditions, and only with the above-mentioned discharge stabilization scheme, it is impossible to provide a sufficient voltage width (margin) for control, giving rise to the problem of false discharge. Further, characteristic variations are also present for each panel; to solve these problems, it is necessary to maintain stable discharge and provide a sufficient margin.

Moreover, the initialization sequence is effective for a cell in an unstable state, but it means a voltage change ineffective for stable discharge, sometimes making the stable discharge unstable. Accordingly, it is necessary that the initialization sequence be adapted not to affect the stable cell.

Additionally, data to be provided to the discrete electrode for individual control of each cell is usually transferred from a logic circuit, and a high voltage driver IC is used to control the cell. At this time, high-voltage switching on the part of the common electrode causes noise in no small way, which affects the data by the logic circuit, leading to a false display. Accordingly, it is necessary to reduce noise in the sequence for the common electrode and the transfer of data for each cell.

20 DISCLOSURE OF THE INVENTION

An object of the present invention is to prevent a false discharge that is caused by the reset pulse of the initialization sequence.

Another object of the present invention is to maintain stable discharge by providing a sufficient voltage margin of the display pulse, thereby preventing a false discharge resulting from characteristic variations for each panel.

Another object of the present invention is to prevent a stable cell from

10

15

being affected by the initialization sequence.

Still another object of the present invention is to reduce noise that is caused in the data to be sent to the discrete electrode by the high-voltage switching on the part of the common electrode.

The display panel driving method according to an aspect of the present invention is a method for driving a display panel wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form, an initialization sequence voltage is applied to the common electrode, then a display pulse for display operation is applied to the common electrode, and a control voltage for controlling the discharge period in each display cell is applied to discrete electrode, thereby controlling the gaseous discharge in each display cell; the above-mentioned initialization sequence comprises the following steps (a) and (b).

- (a) Step of supplying the common electrode with a reset pulse opposite in polarity to the display pulse for the inversion of charges stored on the said electrode.
- (b) Step of supplying the common electrode with a single-step pulse of the same polarity as that of the display pulse to the common electrode.

Since the pulse in step (b) of the initialization sequence is a single-step, no false discharge results from the inversion of the charges in step (a).

The display panel driving method according to another aspect of the present invention is a method that uses, in place of the single-step pulse in said step (b), a dual-step pulse whose second-step pulse rises up within 1 μ s after the rise-up of first-step pulse.

Since the pulse in step (b) of the initialization sequence rises in the second step within 1 µs after the first-step rise, no false discharge results from the inversion of the charges in step (a).

. .

25

20

The display panel driving method according to another aspect of the present invention is a method for driving a display panel wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form, an initialization sequence voltage is applied to the common electrode, then a display pulse for display operation is applied to the common electrode, and a control voltage for controlling the discharge period in each display cell is applied to discrete electrode, thereby controlling the gaseous discharge in each display cell; in this method, the period in which data for controlling the discharge period of each display cell is transferred to a drive circuit of the discrete electrode is set in the period during which no voltage is applied to the common electrode.

Since the data transfer is carried out while no voltage is applied to the common electrode, it is possible to prevent noise from being caused in the data transferred.

The display panel driving method according to another aspect of the present invention is a method for driving, by the following sequences (a), (b) and (c), a display panel wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form.

- (a) Initialization sequence for applying an initialization voltage to the common electrode.
- (b) Stabilization sequence for applying a display pulse for display operation to the common electrode to perform a gaseous discharge of each display cell.
- (c) Maintenance sequence for controlling the gaseous discharge period of each display cell by controlling the period in which to apply a display pulse for display operation to the common electrode and a discharge suppression pulse to the discrete electrode.

15

20

10

5

10

15

Since the stabilization sequence is provided between the initialization sequence and the maintenance sequence, each cell state stabilizes, preventing its false discharge.

The display panel driving method according to still another aspect of the present invention is a method in which the period in which not to apply voltages to both of the common electrode and the discrete electrode is set between the sequences (a) and (b), or between the sequences (b) and (c), or in place of the sequence (b).

The false discharge can be prevented by setting a stabilization period in which no voltages are applied to the common electrode and the discrete electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram showing the electrode structure of one display cell.

Fig. 2 is a diagram depicting an array of display cells that are driven by the display panel driving method of the present invention.

Fi. 3 is a diagram showing the connection between the electrode of one display cell and its drive circuit.

Fig. 4 is a connection diagram of a circuit for driving the common 20 electrode in the display panel driving method of the present invention.

Fig. 5 is a waveform diagram showing an initialization sequence according to an embodiment of the display panel driving method of the present invention.

Fig. 6 is a waveform diagram showing the initialization sequence used in a conventional driving method.

Fig. 7 is a waveform diagram showing an initialization sequence using two initialization pulses in succession in the display panel driving method of

10

15

20

25

the present invention.

Fig. 8 is a waveform diagram showing an initialization sequence using a reset pulse of a less-than-5-µs duration in the display panel driving method of the present invention.

Fig. 9 is a waveform diagram showing a basic initialization sequence for use in the display panel driving method of the present invention.

Fig. 10 is a waveform diagram showing the applied voltage of the common electrode, the period of control data transfer to the discrete electrode, and the voltage waveform of the discrete electrode in another embodiment of the display panel driving method according to the present invention.

Fig. 11 is a waveform diagram showing the voltage waveform of the common electrode, the period of control data transfer to the discrete electrode, and the voltage waveform of the discrete electrode.

Fig. 12 is a diagram showing the relationship between the pulse interval from the fall of the common electrode voltage to the rise-up of a suppression pulse to be applied to the discrete electrode and a margin voltage.

Fig. 13 is a waveform diagram showing the display panel driving method of the present invention which involves a stabilization sequence.

Fig. 14 is a diagram showing the relationship between the number of stabilization pulses and the frequency of occurrence of false discharge in the stabilization sequence in fig. 13.

Fig. 15 is a waveform diagram showing the display panel driving method of the present invention in which a stabilization period is provided.

Fig. 16 is a diagram depicting the arrangement of the display panel and the transfer routes of control data to discrete electrodes.

Fig. 17 is a diagram showing vertical and horizontal sync signals for driving the display panel and the transfer of control data to the discrete electrodes.

5

10

15

20

25

Fig. 18 is a diagram showing a display pulse applied to the common electrode, the discrete electrode control voltage and a discharge waveform in the case of a normal discharge in the invention described in the inventor's prior application.

Fig. 19 is a diagram showing variations in the voltage waveform of the common electrode and variations of charges on the common electrode and the discrete electrode in the case of Fig. 18.

Fig. 20 is a diagram showing a display pulse applied to the common electrode, the discrete electrode control voltage and the discharge waveform in the case of an unstable discharge in the invention described in the inventor's prior application.

Fig. 21 is a diagram showing variations in the voltage waveform of the common electrode and variations of charges on the common electrode and the discrete electrode in the case of Fig. 20.

BEST MODE FOR CARRYING OUT THE INVENTION

Next, a description will be given, with reference to the accompanying drawings, of the display panel driving method according to the present invention.

EMBODIMENT 1

Fig. 1 is a diagram depicting one display cell (one color) in the display panel that embodies the present invention. The display panel has its back covered with a back glass board 10. A recess 12 made in the back glass board 10 is coated all over its interior surface with a fluorescent layer 14. On the back of a front glass board 20 (on the side facing the back glass board

10

15

20

25

10) there are disposed a pair of transparent electrodes 24a and 24b. A dielectric layer 26 is formed covering them, and is coated with a protective film 28. Accordingly, the protective film 28 usually formed of MgO faces the recess 12. And, by applying a positive display pulse to the common electrode and holding the discrete electrode at a sufficiently low voltage (for example, 0 V), a discharge is caused in a portion of the recess 12 adjacent the protective film. Applying a positive voltage to the discrete electrode, the voltage value between the discrete electrode and the common electrode reduces, stopping the discharge.

Fig. 2 illustrates in block form the configuration of a unit display panel, and Fig. 3 shows in block form the connections of discharge cells and their drive circuits.

The unit display panel comprises cells arranged in the form of a n by m matrix. In this embodiment n=m=16. One display cell consists of red (R), green (G) and blue (B). Each display cell has a common electrode and discrete electrode. The common electrode of every cell is supplied with a common electrode drive pulse. Applied to the common electrode are GND, 160 V, 320 V and negative voltages. The discrete electrode of each display cell is supplied with a different discrete electrode drive pulse. Upon application of a 160-V pulse to the discrete electrode, the discharge stops.

Fig. 4 shows a common electrode drive circuit. A 160-V power supply Vs is grounded via transistors Q1 and Q2. The transistors Q1 and Q2 have their gates connected to a first control part 30, and the transistors Q1 and Q2 are turned ON and OFF by control signals from the first control part 30. By turning ON the transistor Q1 and OFF the transistor Q2, the voltage V_s is output from the node (a V_s output point) intermediate between the transistors Q1 and Q2 to the next stage. The circuit by the transistors Q1 and Q2 is a

10

15

20

circuit on the part of the power supply, which is formed on a circuit board different from that on which there are formed the following circuits indicated by the broken lines in Fig. 4, and it has a ground potential different from that of the latter.

Connected to the intermediate node of the transistors Q1 and Q2 is a capacitor C1 grounded at the other end. Further, connected to the V_s output point are transistors Q3 and Q4 grounded at one end. The transistors O3 and Q4 have their gates connected to a second control circuit 32, and the ON-OFF operation of the transistors Q3 and Q4 is controlled by the second control Moreover, transistors Q5 and Q6 grounded at one end are circuit 32. connected to the V_s output point via a diode D1. The transistors Q5 and Q6 have heir gates connected to a third control circuit 34, and the ON-OFF operation of the transistors Q5 and Q6 is controlled by the third control circuit The transistors Q3, Q4, Q5 and Q6 are turned ON and OFF with the transistor Q1 held ON and the transistor Q2 OFF, as described below. result, he common electrode is supplied with such a two-step display pulse as depicted in Fig. 19. By bringing the rise-up time of the second-step pulse close to the rise-up time of the first-step pulse, a virtually one-step pulse is The limit on the interval between the rise-up times of the both pulses depends on the transistor switching time.

[Table 1]

	Q3	Q4	Q5	Q6
(1) AT the time of 0 V	OFF	ON	OFF	ON
(2) At the time of 1st-step pulse rise-up	OFF	ON	OFF	OFF
25 (3)	OFF	ON	ON	OFF
(4) At the time of 2nd-step pulse rise-up	OFF	OFF	ON	OFF
(5)	ON	OFF	ON	OFF

10

15

20

25

(6) At the time of 2nd-step pulse falling	OFF	OFF	ON	ON
(7)	OFF	ON	ON	OFF
(8) At the time of 1st-step pulse falling	OFF	ON	OFF	OFF
(9)	OFF	ON	OFF	ON

That is, the potential of the common electrode is reduced down to the ground potential (0 V) by turning OFF the transistor Q5 and Q6 ON, and the potential of the common electrode is raised to Vs by turning ON the transistor Q5 and OFF Q6. At this time, the transistor Q4 is held ON, by which charges equivalent to V_s are stored in a capacitor C2. And, by turning OFF the transistor Q4 and ON Q3, the capacitor C2 is made to have the potential V_s at its end connected to the transistor Q3. Since the capacitor C2 is charged corresponding to V_s , the voltage of the common electrode becomes $2V_s$. In this way, a second-step voltage 2 V_s can be generated. And, by turning OFF the transistor Q3 and ON Q4, the voltage of the common electrode returns to V_s , and by turning OFF the transistor Q5 and ON Q6, the voltage of the common electrode returns to the power-supply voltage 0; thus, the two-step display pulse can be created.

Next, the transistor Q1 is turned OFF and Q2 ON with the transistor Q5 held OFF and Q6 ON. As a result, the upper potential of the capacitor C1 is fixed at the ground potential 0 V at its the power supply side. On the other hand, the lower-side ground potential of the capacitor C1 is the ground potential of this drive circuit, and is not always 0 V. Then, this ground potential becomes $-V_s$, and the potential of the common electrode grounded via the transistor Q6 becomes $-V_s$. Hence, the reset pulse shown in Fig. 19 is applied to the common electrode.

The reset pulse is opposite in polarity to the display pulse, and its magnitude is V_s that is the same as that of the first-step pulse. This V_s is, for

10

15

20

25

example, 160 V (in the range of 150 V to 200 V), at which a discharge is caused when wall charges remain. Accordingly, the application of the reset pulse causes a discharge when the wall charges remain unremoved, and as a result, the wall charges are removed.

The relationship between the voltage application to the common electrode and the discrete electrode and the discharge is the same as described above with reference to Figs. 18 to 21, except that the common electrode pulse following the reset pulse becomes one-step. Figs. 18 and 19 show the state of normal discharge, and Figs. 20 and 21 the state of unstable discharge when wall charges remain unremoved. As described above, when an unstable discharge tales place and wall charges remain unremoved, the application of the reset pulses causes a discharge, removing the wall charges.

In this case, the erase pulse may preferably be of the order of the first-step voltage of he display pulse, and when wall charges persist, the application of this pulse ensures the charge removal discharge. Further, the generation of the reset pulse of the same voltage as the display pulse permits simplification of the drive circuit.

The reset pulse needs to be of long duration sufficient to ensure discharge when wall charges persist after the discharge for display. To endure the discharge, a duration of about 5 µsec is required in this embodiment. This is influenced by the size of the display cell, for instance. The time of this discharge is the same as that of the discharge by the display pulse, and it is preferable to insert the reset pulse of about 5-µsec duration 15 µsec after or so after the fall of the display pulse to 0 V (GND). Since the discharge time changes with the size of the display cell, the above-mentioned times 15 µsec and 5µsec both change. Then, the time interval from end of the display pulse to the start of the reset pulse and the duration of the reset

10

15

20

25

pulse may preferably be set to a 3:1 ratio or so. Incidentally, this relationship applies to the case where the both times are each set to the smallest value; it does not matter if the both times are chosen sufficiently long.

The arrangement of the display panel and the data transfer to the discrete electrode in this embodiment are the same as in Figs. 16 and 17. However, the number of unit panels, each having 16 by 16 pixels, arranged in a matrix form in not limited specifically to 30 in column and 40 in row.

Fig. 5 shows the initialization sequence, waveforms being depicted in comparison with those in the Fig. 6 prior art example. The waveform of the initialization pulse applied to the common electrode in Fig. 5 is a waveform resulting from the simultaneous application of a first voltage pulse and a second voltage pulse superimposed thereon. The discharge light emission (normal waveform) shown has a discharge waveform when such a normal discharge as shown in Fig. 19 is caused. The discharge light emission (non-controlled waveform) has a discharge waveform when stored charges are present as depicted in Fig. 21. With such an initialization sequence as shown in Fig. 5, it is possible to avoid the state in which when the initialization pulse is applied under unstable conditions, the application of the first voltage pulse causes a false discharge at a voltage above the discharge start voltage under the influence of residual charges or the like as indicated by the non-controlled In the case of the non-controlled waveform in the Fig. 6 waveform in Fig. 5. prior art example, a false discharge occurs at the leading edge of the first voltage pulse. Further, by causing the first and second voltage pulses to fall at one stroke to apply a large potential difference at one time, it is possible to obtain a larger charge removal discharge than in the case of causing the voltage pulses to fall separately.

10

15

In this display panel, 175 V is applied as the first and second voltage pulses, and the resulting discharge occurs 0.4 µs after the voltage application. At present, the voltage rise-up by high voltage switching takes 0.3 µs; hence, by applying the second voltage to be superimposed on the first voltage within 0.1 µs after the duration of the first voltage pulse, it is possible to obtain a pulse waveform that satisfies the above requirement. By the rise-up of the second voltage pulse within 1 µs after the rise-up of the first voltage pulse, the false discharge can be prevented to some extent.

The time width during which the second voltage pulse falls and the first voltage pulse is applied is made shorter than 0.1 µs to apply a large voltage difference at the time of the fall, by which a larger charge removal discharge can be implemented, and as a result, stable control can be performed.

The initialization sequence shown in Fig. 5 is performed once per frame or frames.

In the initialization sequence in Fig. 5, the reset pulse precedes the initialization single pulse but the order of the both pulses may be reversed.

EMBODIMENT 2

Further, the positive initialization sequence pulse that is applied to the common electrode may also be divided into two as depicted in Fig. 7. In the case where a pulse by the sequence of the previous frame is not immediately followed by the application of the initialization pulse or where the discharge is suppressed in the previous frame, the first discharge in the next frame may sometimes become unstable. To solve this problem, the initialization sequence is used for stable discharge; but the addition of one more pulse ensures re-charging after the first discharge, thereby providing increased

stability.

5

10

15

20

25

EMBODIMENT 3

Moreover, the width of the reset pulse is reduced as shown in Fig. 8. This prevents that a cell in its stable discharge state is caused by an unnecessary reset pulse to perform a false discharge. Such a false discharge is likely to occur in the case of keeping on applying voltage to the display cell. Accordingly, the probability of occurrence of the false discharge increases with an increase in the reset pulse application period. Further, in the case of initialization by the reset pulse during an unstable discharge shown in Fig. 21, a discharge light emission occurs 0.3 µs to several µs after the fall of the reset pulse. On this account, setting the rest pulse width to about 5 µs makes it possible to prevent the stable-state cell from a false discharge while maintaining the reset function.

Fig. 9 shows a waveform diagram in the case of Embodiment 1 in which the width of the reset pulse is not reduced.

EMBODIMENT 4

Fig. 10 shows driving waveforms including a signal waveform for setting the output timing of the discrete electrode. Usually, a suppression pulse to be applied to the discrete electrode (in this case, the applied voltage being set to 115 V) is set to rise up during interval between voltage applications to the common electrode. For voltage application with certain timing, it is necessary to set the ON-OFF timing for individual discrete electrodes of the entire panel, and a data transfer period for all the electrodes is required. By simultaneously outputting the data sent during the transfer period with the voltage applying timing, the discrete electrodes of all the cells

10

15

20

25

can be turned ON/OFF at the same timing. Since this data is usually driven by an element called a high voltage driver IC, the data transfer is carried out by a logic circuit. During the voltage application to the common electrode, an appreciable amount of noise is caused by the switching of the high voltage pulse that is applied to the common electrode. For example, if this noise affects the transferred data, it affects the data transfer operation as CLK noise, or H/L of the data itself is reversed and the voltage application to the discrete electrode is reversed—this gives rise to the problems such as the reversal of light emission and non-emission, false lighting and non-lighting state.

Accordingly, by setting the data transfer period for the discrete electrode in the interval between the voltage applications to the common electrode, it is possible to eliminate the influence of noise without fail.

For example, 4-bit data is transferred at 5 MHz to 192 discrete electrodes of the panel. In this case, since the data transfer calls for at least

 $192/4 \times 1/(5 \times 10^6) = 9.6 \,\mu\text{s},$

about $10 \mu s$ is set as the time width during which no voltage is applied to the common electrode.

Further, assume that the data output point is set in the period of the first voltage pulse of the complex pulse to be applied to the common electrode and prior to the superimposition thereon of the second voltage pulse on the first one. In this case, since the first voltage pulse is set below the discharge start voltage, the voltage of the discrete electrode will not affect the discharge when stable light emission continues.

This provides a margin in the period for sending data for the voltage application t the discrete electrode. Further, by lengthening the time interval between the immediately previous pulse applied to the common electrode and the driving of the discrete electrode, it is possible to provide a sufficient

10

15

20

amount of time for space charges resulting from the removal discharge having occurred at the fall of the pulse applied to the common electrode decrease in the cell space. When the space charge remains in the cell, this charge promotes discharge and hence lowers the discharge start voltage as an externally applied voltage value, increasing the possibility of false discharge. With the above-mentioned time interval sufficiently lengthened, it is possible to lessen the influence of the space charge, leading to an increase in the margin voltage.

Fig. 11 shows, for the purpose of comparison, the data output timing of the discrete electrode and the voltage waveform applied to the common electrode in the prior art.

Fig. 12 shows the relationship between the pulse interval from the fall of the pulse applied to the common electrode to the rise-up of the pulse to be applied to the discrete electrode and the common electrode voltage (margin voltage) that can be controlled. In this display panel, to set a sufficient margin voltage that can be controlled without causing false discharge, a time width is set 10 µs or more after the fall of the pulse applied to the common electrode to thereby secure the margin voltage. In this case, since the rise-up point of the pulse to be applied to the discrete electrode is in the first voltage pulse period of the complex pulse to be applied to the common electrode and prior to the superimposition thereon of the second voltage pulse, the pulse interval can be increased approximately 2 µs or so, as a result, the margin voltage increases about 2 V.

25 EMBODIMENT 5

Fig. 13 depicts driving waveforms for the common electrode and the discrete electrode. A pulse similar to the maintenance pulse is applied to the

common electrode as a stabilization sequence between the initialization sequence that is inserted once per frame or frames and the maintenance sequence for maintaining the discharge. It is empirically known that the insertion of the stabilization sequence causes repetition of a certain discharge emission about the beginning of the frame to bring all the cells into their stable state, thus preventing false discharge. The larger the number of stabilization pulses, the higher the stability; however, since luminance is determined by the number of pulses, the insertion of many stabilization pulses in each frame increases the brightness (luminance level) of a black display, resulting in impaired contrast of the display image.

Fig. 14 shows the relationship between the number of stabilization pulses and the number of occurrences of false discharge under a certain unstable condition. The false discharge mentioned herein is a low-frequency (below 1 Hz) visible false discharge that is caused by the lack of a certain amount of wall charge in the cell, and it can be seen that the occurrence of false discharge could be avoided by increasing the number of stabilization pulses used. By setting the number of stabilization pulses to eight in this case, it is possible to achieve stabilization and minimize the deterioration of contrast.

20

25

5

10

15

EMBODIMENT 6

Fig. 15 shows driving waveforms for the common electrode and the discrete electrode. As shown, a certain stabilization period is provided between the initialization sequence and maintenance sequence for the common electrode. In particular, after a single initialization pulse, a large erasing discharge occurs in every cell, and space charge is created in large quantities over the entire panel; accordingly, the amount of space charge

10

15

remaining increases and it also remains for a long time. Hence, the discharge by the immediately subsequent pulse voltage application is readily affected by the space charge—this leads to the occurrence of false discharge and the reduction in the margin. Therefore, the influence of space charge could be avoided by setting a sufficient time width between the initialization sequence inserted once per frame or frames and the discharge maintaining pulse.

Further, in the case of using the stabilization sequence described above in Embodiment 5, it is possible to achieve stabilization by Embodiment 5 and avoid the influence of false discharge by similarly setting a sufficient time width between the initialization sequence and the stabilization sequence, or between the stabilization sequence and the discharge maintaining sequence.

In this case, however, too long a stabilization period limits the number of pulses that can be inserted in the frame, resulting in decreasing the maximum luminance. Hence, the stabilization period needs to be set to an appropriate value according to the display luminance and power of the panel specifications. In this embodiment the stabilization period is set to about 1 ms for one frame 16.6 ms long.

10

15

CLAIM

- 1. A method for driving a display panel wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form, an initialization sequence voltage is applied to the common electrode, then a display pulse for display operation is applied to the common electrode, and a control voltage for controlling a discharge period in each display cell is applied to discrete electrode to thereby control a gaseous discharge in each display cell, said initialization sequence comprising the steps of:
- (a) supplying said common electrode with a reset pulse opposite in polarity to said display pulse for the inversion of charges stored on the said electrode; and
- (b) supplying said common electrode with a single-step pulse of the same polarity as that of said display pulse.
- 2. The display panel driving method according to claim 1, wherein said step (b) is performed twice in succession.
- 3. The display panel driving method according to claim 1, wherein the width of said reset pulse is equal to or smaller than 5 μ s.
- 4. A method for driving a display panel wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form, an initialization sequence voltage is applied to the common electrode, then a display pulse for display operation is applied to the common electrode, and a control voltage for controlling a discharge period in each display cell is applied to the discrete electrode to thereby control a gaseous discharge in each display cell, said initialization sequence comprising the steps of:
 - (a) supplying said common electrode with a reset pulse opposite in

10

15

20

polarity to said display pulse for the inversion of charges stored on the said electrode; and

- (b) supplying said common electrode with a a dual-step pulse whose second-step pulse rises within 1 µs after the rise of its first-step pulse.
- 5. A method for driving a display panel wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form, a display pulse for display operation is applied to the common electrode, and a control voltage for controlling a discharge period in each display cell is applied to the discrete electrode to thereby control a gaseous discharge in each display cell, in which:
- a period for transferring data for controlling the discharge period of each display cell to a drive circuit of the discrete electrode is set in the period during which no voltage is applied to the common electrode.
- 6. The display panel driving method according to claim 5, wherein the display pulse is a pulse whose voltage rises in two steps, and the application of the control voltage to the discrete electrode is started at timing following the rise of the first-step voltage of said display pulse and preceding the rise of the second-step voltage.
- 7. A method for driving a display panel wherein a common electrode and a discrete electrode are connected to each of plural display cells arranged in a matrix form, by the following sequences:
- (a) applying an initialization sequence voltage to the common electrode;
- (b) applying a display pulse for display operation to the common electrode to perform a gaseous discharge of each display cell; and
 - (c) controlling a gaseous discharge period of each display cell by controlling the period in which to apply a display pulse for display operation


to the common electrode and apply a discharge suppression pulse to the discrete electrode.


- 8. The display panel driving method according to claim 7, wherein a stabilization period in which not to apply voltages to both of the common electrode and the discrete electrode is set between the sequences (a) and (b), or between the sequences (b) and (c).
- 9. The display driving method according to claim 7, wherein the sequence is replaced with a stabilization period in which not to apply voltages to the common electrode and the discrete electrode.

10

5

FIG.1





THE STATE OF THE S

CHON ET 1473 43 43 900 214 BOR 15

3/15






FIG.4














FIG.7










FIG.10




FIG.11 PULSE INTERVAL COMMON ELECTRODE DRIVE WAVEFORM SUPPRESSION PULSE 115V **DATA** DISCRETE ELECTRODE **TRANSFER** DRIVE WAVEFORM **UNIT** DISCRETE ELECTRODE CONTROL SIGNAL WAVEFORM DATA OUTPUT **TIMING DATA TRANSFER**

PERIOD :





FIG.12



10/15





FIG.14










FIG.16




FIG.17






FIG.18





FIG.19



(7)

15/15

FIG.20





FIG.21



(6)

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

마른 가는 경찰을 보고 있다. 1987년 - 1987년	
下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:
私の住所、私書箱、国籍は下記の私の氏名の後に記載された通 りです。	My residence, post office address and citizenship are as stated next to my name.
下記の名称の発明に関して請求範囲に記載され、特許出願して いる発明内容について、私が最初かつ唯一の発明者(下記の氏 名が一つの場合)もしくは最初かつ共同発明者(下記の名称が 複数の場合)であると信じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled. "DISPLAY PANEL DRIVING METHOD"
上記発明の明細書は、 本書に添付されています。 「一月 日に提出され、米国出願番号または特許協定条約国際出願番号を とし、 (該当する場合) に訂正されました。 私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。	the specification of which is attached hereto. was filed onPCT/JP00/03076 as United States Application Number or PCT International Application Number May 15, 2000 and was amended on (if applicable). I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
私は、連邦規則法典第37編第1条56項に定義されるとおり、特許 資格の有無について重要な情報を開示する義務があることを認 めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条 (a) - (d) 項又は365条 (b) 項に基づき下記の、米国以外の国の少なくとも一ヵ国を指定している特許協力条約365 (a) 項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s) 外国での先行出願

(Number)	(Country)
(番号)	(国名)

(Number)	(Country)
(番号)	(国名)

私は、第35編米国法典119条 (e) 項に基づいて下記の米国特許 出願規定に記載された権利をここに主張いたします。

(Application No.) (出願番号) (Filing Date) (出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許 出願に記載された権利、又は米国を指定している特許協力条約 365条 (c) に基づく権利をここに主張します。また、本出願の各 請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で 規定された方法で先行する米国特許出願に開示されていない限 り、その先行米国出願書提出日以降で本出願書の日本国内また は特許協力条約国際提出日までの期間中に入手された、連邦規 則法典第37編1条56項で定義された特許資格の有無に関する重要 な情報について開示義務があることを認識しています。

(Application No.) (Filing Date) (出願番号) (出願日)

(Application No.) (Filing Date) (出願番号) (出願日)

私は、私自信の知識に基づいて本宣言書中で私が行なう表明が 真実であり、かつ私の入手した情報と私の信じるところに基づ く表明が全て真実であると信じていること、さらに故意になさ れた虚偽の表明及びそれと同等の行為は米国法典第18編第1001 条に基づき、罰金または拘禁、もしくはその両方により処罰され ること、そしてそのような故意による虚偽の声明を行なえば、 出願した、又は既に許可された特許の有効性が失われることを 認識し、よってここに上記のごとく宣誓を致します。 I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Claimed 優先権主張 (Day/Month/Year Filed) Yes No (出願年月日) はい いいえ (Day/Month/Year Filed) Yes No (出願年月日) はい いいえ

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号) (Filing Date) (出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned) (現況:特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned) (現況:特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Page 2 of 3

Japanese Language Declaration

(日本語宣言書)

委任状:私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。

(弁護士、または代理人の指名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)



書類送付先

Send Correspondence to:



直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

(703) 413-3000

7		<i>E</i>
単独発明者または第一の共同発明者の氏名	1-	Hull name of sole or first joint inventor Atsushi ITO
発明者の署名	日付	Inventor's signature Date Atsush: Ito December 7, 2001
住所		Residence Tokyo, Japan
国籍		Citizenship Japanese
郵便の宛先		Post Office Address c/o MITSUBISHI DENKI KABUSHIK KAISHA, 2-3, Marunouchi 2-chome,
		Chiyoda-ku, Tokyo 100-8310 Japan
第二の共同発明者の氏名	2-0	Full name of second joint inventor, if any Hironobu ARIMOTO
第二の共同発明者の署名	日付	Second joint Inventor's signature Date 10 December 7, 2001
住所		Residence Tokyo, Japan
国籍		Citizenship Japanese
郵便の宛先		Post Office Address c/o MITSUBISHI DENKI KABUSHIK KAISHA, 2-3, Marunouchi 2-chome,
		Chiyoda-ku, Tokyo 100-8310 Japan

(第三以降の共同発明者についても同様に記載し、署名すること)

(Supply similar information and signature for third and subsequent joint inventors.)

Page 3 of _3_